A New Algorithm for Digital Low-Impedance Protection of Busbars
A New Algorithm for Digital Low-Impedance Protection of Busbars

Bogdan Kasztteny
Senior Member, IEEE
GE Power Management
Markham, Ontario
CANADA

Kazik Kuras
Member, IEEE
GE Power Management
Delta, British Columbia
CANADA

Abstract—The paper presents a new algorithm, its implementation, and results of extensive testing, for a microprocessor-based low-impedance busbar relay. For increased security, the presented technique combines percent differential and current directional protection principles. The directional (phase comparison) principle does not require a voltage signal as it responds to relative directions of the currents. For fast operation, the outlined approach uses an adaptive trip logic that shifts between the 2-of-2 operating mode and the differential principle alone depending on a detection of CT saturation. The saturation detector responds to a differential-restraint current trajectory and is capable of detecting saturation occurring as fast as approximately 2 msec into a fault. The presented solution is implemented as a centralized type microprocessor-based relay with a sub-cycle tripping time and exceptional immunity to CT saturation.

Keywords: busbars, numerical relaying, adaptive protection, low-impedance differential protection, current transformers, CT saturation detection.

I. INTRODUCTION

Protection of power system busbars is one of the most critical relaying applications. Busbars are areas in the power systems where the level of fault currents may be very high. Despite of that some of the circuits connected to the bus may have their Current Transformers (CTs) insufficiently rated. This creates a danger of significant CT saturation and jeopardizes security of the busbar protection system.

A false trip by a distribution bus protection can cause outages to a large number of customers as numerous feeders and/or subtransmission lines may get disconnected. At the same time tripping a transmission-level busbar may drastically change system topology jeopardizing power system stability. Hence, the requirement of a maximum security of the bus protection.

On the other hand, uncleared bus faults would generate large fault currents endangering the entire substation due to both dynamic forces and thermal effects. Hence, the requirement of high-speed operation of the bus protection.

With both security and dependability being very important for busbar protection, the preference is always given to security.

II. BUS PROTECTION TECHNIQUES

Power system busbars vary significantly as to the size (number of circuits connected), complexity (number of sections, tie-breakers, disconnectors, etc.) and voltage level (transmission, distribution).

The above technical aspects combined with economic factors yield a number of solutions for busbar protection.

A. Interlocking Schemes

A simple protection for distribution busbars can be accomplished as an interlocking scheme. Overcurrent (OC) relays are placed on an incoming circuit and at all the outgoing feeders. The feeder OCs is set to sense the fault currents on the feeders. The OC on the incoming circuit is set to trip the busbar unless blocked by any of the feeder OC relays. A short coordination timer is required to avoid any race conditions.

When using microprocessor-based multi-functional relays it becomes possible to integrate all the required OC functions in one relay. This allows not only to reduce the wiring but also to shorten the coordination time and speed-up operation of the scheme.

Modern relays provide for fast peer-to-peer communications using protocols such as UCA with the GOOSE mechanism [1]. This allows eliminating wiring and sending the blocking signals over the communications. LAN-based communications increases overall reliability of the scheme.

The scheme although easy to apply and economical is limited to specific busbar configurations.

B. Overcurrent Differential

Typically a differential current is created externally to a current sensor by summation of all the circuit currents. Pref-
erably the CTs should be of the same ratio. If they are not, matching CT (or several CTs) is needed. This in turn may increase the burden for the main CTs and make the CT saturation problem even more serious.

Historically, means to deal with the CT saturation problem include definite time or inverse-time overcurrent characteristics.

Although economical and applicable to distribution busbars, this solution does not match performance of more advanced schemes and should not be applied to transmission-level busbars.

The principle, however, may be available as a protection function in an integrated microprocessor-based busbar relay. If this is the case, such unrestrained differential element should be set above the maximum spurious differential current and may give a chance to speed up operation on heavy internal faults as compared to a percent (restrained) bus differential protection.

C. Percent Differential

Percent differential relays create a restraining signal in addition to the differential signal and apply a percent (biased) characteristic. The choice of the restraining signal include “sum”, “average” and “maximum” of the bus currents. The choice of the characteristic include typically single-slope and double-slope characteristics.

This low-impedance approach does not require dedicated CTs, can tolerate substantial CT saturation and provides for high-speed tripping.

Many integrated relays perform CT ratio compensation eliminating the need for matching CTs.

This principle became really attractive with the advent of microprocessor-based relays because of the following:

- Advanced algorithms supplement the percent differential protection function making the relay very secure.
- Protection of re-configurable busbars becomes easier as the dynamic bus replica (bus image) can be accomplished without switching the current secondary circuits.
- Integrated Breaker Fail (BF) function can provide optimal tripping strategy depending on the actual configuration of the busbar.
- Distributed architectures are proposed that place Data Acquisition Units (DAU) in the bays and replace current wires by fiber optic communications.

D. High-Impedance Protection

High-impedance protection responds to a voltage across the differential junction points. The CTs are required to have low secondary leakage impedance (completely distributed windings or toroidal coils). During external faults, even with severe saturation of some of the CTs, the voltage does not rise above certain level, as the other CTs will provide a lower-impedance path as compared with the relay input impedance. The principle has been used for more than half a century because is robust, secure and fast.

However, the technique is not free from disadvantages. The most important ones are:

- It cannot be easily applied to re-configurable buses (current switching using bistable auxiliary relays endangers the CTs, jeopardizes security and adds an extra cost).
- It requires a voltage limiting varistor capable of absorbing significant energy during busbar faults.
- The scheme requires only a simple voltage level sensor. From this perspective the high-impedance protection scheme is not a relay. If BF, event recording, oscillography, communications, and other benefits of microprocessor-based relaying are of interest extra equipment is needed (such as a Digital Fault Recorder or dedicated BF relays).

E. Microprocessor-based Relays and Multi-Criteria Solutions

The low-impedance approach used to be perceived as less secure when compared with the high-impedance protection. This is no longer true as microprocessor-based relays apply sophisticated algorithms to match the performance of high-impedance schemes [2-6], and at the same time, the cost considerations make the high-impedance scheme less attractive [7]. This is particularly relevant for large (cost of extra CTs) and complex (dynamic bus replica) buses that cannot be handled well by high-impedance schemes.

Microprocessor-based low-impedance busbar relays are developed in one of the two architectures:

- Distributed busbar protection uses DAUs installed in each bay to sample and pre-process the signals and provide trip rated output contacts. It uses a separate Central Unit (CU) for gathering and processing all the information and fiber-optic communications between the CU and DAUs to deliver the data. Sampling synchronization and/or time-stamping mechanisms are required. This solution brings advantages of reduced wiring and increased computational power allowing for additional functions such as back-up OC protection or BF per circuit.
- Centralized busbar protection requires wiring all the signals to a central location, where a single relay does all the processing. The wiring cannot be reduced and the calculations cannot be distributed between a number of existing DAUs imposing more computational demand for the central unit. On the other hand, this architecture is perceived as more reliable and suits better retrofit applications.

Algorithms for low-impedance relays are aimed at [2,4]:

(a) Improving the main differential algorithm by providing better filtering, faster response, better restraining technique, robust switch-off transient blocking, etc.
(b) Incorporating a saturation detection mechanism that would recognize CT saturation on external faults in a fast and reliable manner.
(c) Applying a second protection principle such as phase directional (phase comparison) for better security.

This paper describes an algorithm that successfully addresses the aforementioned objectives.

III. OVERVIEW OF THE NEW ALGORITHM

The presented solution incorporates: enhanced percent differential characteristic, fast and robust saturation detection and current directional principle.
The differential protection function uses a double-slope
double-breakpoint characteristic. In order to enhance the se-
curity, the operating region of the characteristic is divided
into two areas (Figure 1) having diverse operating modes.

The bottom portion of the characteristic applies to com-
paratively low differential currents and has been introduced to
deal with CT saturation on low-current external faults. Certain
distant external faults may cause CT saturation due to ex-
tremely long time constants of the d.c. components or due to
multiple autoreclosure shots. The saturation, however, is dif-
ficult to detect in such cases. Additional security is perma-
nently applied to this region without regard to the saturation
detector.

The top region includes the remaining portion of the dif-
erential characteristic and applies to comparatively high dif-
erential currents. If, during an external fault, the spurious dif-
erential current is high enough so that the differential–re-
straining current trajectory enters the top region, then satu-
ration is guaranteed to be detected by the saturation detector.

The relay operates in the 2-out-of-2 mode in the first re-
gion of the differential characteristic. Both differential (Sec-
tion IV) and current directional (Section V) principles must
confirm an internal fault in order for the relay to operate (Fig-
ure 2).

The relay operates in the dynamic 1-out-of-2 / 2-out-of-2
mode in the second region of the differential characteristic. If
the saturation detector (Section VI) does not detect CT satu-
rations, the differential protection principle alone is capable of
tripping. If CT saturation is detected, both differential and di-
rectional principles must confirm an internal fault in order for
the relay to operate.

Because of diverse operating modes in the first and sec-
ond regions of the differential characteristic, the user gains
double control over the dependability and security issues. The
first level includes slopes and breakpoints of the characteristic
with regard to the amount of the bias. The second level in-
volves control over the split between the bottom (biased to-
wards security) and top (biased towards speed) regions of the
characteristic.

IV. DIFFERENTIAL PRINCIPLE

A. Differential and Restraining Currents

The algorithm uses an enhanced digital mimic filter to
remove the decaying d.c. component (-s) and provide band-
pass filtering. The filter is a Finite Impulse Response (FIR)
filter having the data window of 1/3rd of the power system cy-
cle. The full-cycle Fourier algorithm is used for phasor esti-
Fig.1. Two regions of the differential characteristic.

mation. The combination of the pre-filter and phasor estima-
tor reduces transient overshoot errors to less than 2%.

The differential current is produced as a sum of the pha-
sors of the input currents of a differential bus zone taking into
account the connection status of the currents, i.e. applying the
dynamic bus replica of the protected bus zone. The CT ratio
matching is performed before forming the differential and re-
straining currents.

The restraining current is produced as a maximum of the
magnitudes of the phasors of the bus zone input currents tak-
ing into account the connection status of the currents.

The “maximum of” definition of the restraining signal bi-
ases the relay toward dependability without jeopardizing se-
curity as the relay uses additional means to cope with CT
saturation on external faults. An additional benefit of this ap-
proach is that the restraining signal always represents a physi-
cal – compared to the “average” and “sum of” approaches –
current flowing through the CT that is most likely to saturate
during an external fault. This brings more meaning to the
breakpoint settings of the operating characteristic.

B. Differential Characteristic

The relay uses a double-slope double-breakpoint operat-
ing characteristic shown in Figure 3.

The PICKUP setting is provided to cope with spurious
differential signals when the bus carries a light load and there
is not any effective restraining signal.

The first breakpoint (LOW BPNT) is provided to specify
the limit of guaranteed linear operation of the CTs in the most
unfavorable conditions such as high residual magnetism left
in the magnetic cores or multiple autoreclosure shots. This
point defines the upper limit for the application of the first,
lower slope (LOW SLOPE).

The second breakpoint (HIGH BPNT) is provided to
specify the limits of operation of the CTs with substantial
saturation. This point defines the lower limit for the applica-
tion of the second slope (HIGH SLOPE).

The higher slope used by the relay acts as an actual per-
cent bias regardless of the value of the restraining signal. This
is so because the boundary of the operating characteristic in
the higher slope region is a straight line intersecting the origin
of the differential – restraining plane. The advantage of hav-
ing a constant bias specified by the HIGH SLOPE setting cre-
ates an obstacle of a discontinuity between the first and sec-
ond slopes. This is overcome by using a smooth (cubic spline)
approximation of the characteristic between the lower and
higher breakpoints.

The adopted characteristic ensures:
• a constant percent bias of LOW SLOPE for restraining
currents below the lower breakpoint of LOW BPNT;
the remaining currents is the differential current less the sum of all the remaining currents is checked. The sum of all the stage one the phase angle between a given current and the current under consideration. Therefore, for each, say p-th, current to be considered the angle between the phasors $I_p$ and $I_{D-D}$ is to be checked.

Ideally, during external faults the said angle is close to 180 degrees; and during internal faults – close to 0 degrees (Figure 4).

The limit (threshold) angle applied is 90 degrees. Analyzing the waveform of a saturated current one would conclude that it is physically impossible for the current phasor to display an angle error greater than 90 degrees. Thus, the selected limit angle.

The directional principle must have some short intentional delay (“security count”) added in order to cope with unfavorable transients. Because of that and the natural response speed resulting from the applied phasor estimators, the directional principle – although extremely secure – is slightly slower as compared with the differential protection principle. In order to gain some speed the directional check is not applied permanently – like in some approaches [2] – but switched on and off dynamically as requested by the saturation detector.

VI. CT SATURATION DETECTION

The saturation detector of the relay takes advantage of the fact that any CT operates correctly for a short period of time even under very large primary currents that would subsequently cause a very deep saturation. As a result of that, in the case of an external fault the differential current stays very low during the initial period of linear operation of the CTs, while the restraining signal develops rapidly. Once one or more CTs saturate, the differential current will increase. The restraining signal, however, yields by at least few milliseconds. During internal faults both the differential and restraining currents develop simultaneously. This creates characteristic patterns for the differential – restraining trajectory as depicted in Figure 5.
The CT saturation condition is declared by the saturation detector when the magnitude of the restraining signal becomes larger than the higher breakpoint (HIGH BPNT) and at the same time the differential current is below the first slope (LOW SLOPE). This condition is of the transient nature and requires “sealing”. A special logic in the form of a state machine is used for this purpose as depicted in Figure 6.

As the phasor estimator introduces a delay into the measurement process, the aforementioned saturation test would fail to detect CT saturation that occurs very fast. In order to cope with very fast CT saturation, another condition is checked that uses relations between the signals at the waveform samples level. The basic principle is similar to that described above. Additionally, the sample-based path of the saturation detector uses the time derivative of the restraining signal (di/dt) to trace better the saturation pattern shown in Figure 5.

VII. IMPLEMENTATION

The described algorithm has been implemented using the concept of a “universal relay” — a modular, scaleable and upgradable engine for protective relaying [1]. Figure 7 presents the basic hardware modules of the relay.

The relay is built as a centralized architecture. It samples its input signals at 64 samples per cycle. The phasors, although calculated using all 64 samples, are refreshed 8 times a cycle. The algorithm’s logic is evaluated 8 times per cycle. The dynamic bus replica is refreshed 8 times per cycle.

The architecture incorporates all the commonly available features of a digital relay including metering, oscillography, event recording, self-monitoring, multiple setting groups, trip-coil monitoring, communications (MMS/UCA), etc.

VII. TESTING

Initial verification of the algorithm has been performed using Real-Time Digital Simulator (RTDS) generated waveforms and MATLAB simulations.

Several thousand cases have been analyzed at this stage. This included variety of bus configuration, variety of circuits connected (transformers, equivalent systems, loads), various CT characteristics, internal and external faults, multiple auto-reclosure actions, switching onto an internal faults, switching onto an external fault, and many others.

The final stage of testing has been performed using actual hardware, RTDS and high accuracy, high-power voltage and current amplifiers. The anticipated sub-cycle operating times and enhanced security have been successfully validated.

Two examples have been included in this paper. In both examples a six-circuit bus is considered. The connected circuits are of different nature including lines, transformers of various connection types, and loads.

The measured currents are referenced as F1, F5, M1, M5, U1 and U5, respectively. The F1, F5, M1, M5 and U5 circuits are capable of feeding the fault current; the U1 circuit supplies a load. The F1, F5 and U5 circuits are significantly stronger than the F5 and M1.

The M5 circuit contains the weakest CT of the bus.

A. External Fault Example

Figure 8 presents the bus currents and the most important logic signals for a sample external fault. Despite very fast and severe CT saturation the relay remains stable.

B. Internal Fault Example

Figure 9 presents the same signals but for an internal fault. The relay operates in 10ms in a 60 Hz system.

VIII. CONCLUSIONS

The paper presents a new algorithm for low-impedance busbar protection. The algorithm combines restrained differ-
ential and current directional protection principles. An adaptive logic controlled by the saturation detector is used for optimum performance.

The presented algorithm has been implemented on a “universal relay” platform. The extensive RTDS tests have proven both the algorithm and its implementation extremely secure and fast. The relay operates typically with a sub-cycle time. This includes a trip-rated output contact.

**Fig.8. External fault example.**

![Diagram showing external fault example](image)

**Fig.9. Internal fault example.**

![Diagram showing internal fault example](image)

**IX. REFERENCES**


**BIOGRAPHIES**

Bogdan Kasztenny (M’95, SM’98) received his M.Sc. and Ph.D. degrees from the Wroclaw University of Technology (WUT), Poland. He joined the Department of Electrical Engineering of WUT after his graduation. Later he was with the Southern Illinois and Texas A&M Universities. Currently, Dr. Kasztenny works for GE Power Management as a Chief Application Engineer. Bogdan is a Senior Member of IEEE and has published more than 100 papers on protection and control.

Kazik Kuras (M’91) received his M.Sc. degree from the Warsaw Technical University, Poland. Following 3 years working period for the university he worked for 16 years for TransAlta Utilities in power system protection. Kazik is the Regional Manager for Western Canada working for GE Power Management.